Notice of References Cited

Application/Control No. 10/630,465	Applicant(s)/Patent Under Reexamination DESAI, KIRAN R.		
Examiner	Art Unit		
Jonathan Barton	2186	Page 1 of 1	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-5,113,514	05-1992	Albonesi et al.	711/144
*	В	US-2004/0186964	09-2004	Dieffenderfer et al.	711/146
	С	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-			
	н	US-			
	1	US-			
	J	US-			
	к	US-			
	L	US-			· · · · · · · · · · · · · · · · · · ·
_	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	2					
	0					
	Р					
	Q			***		
	R					
	s				***************************************	
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Method for instruction cache coherence on a processor with disjoint level-2 caches. By Disclosed Anonymously, January 29, 2003 IP.com # - IPCOM000010890D
	v	
	w	
	х	

A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.